

MATLAB EXPO

2021

**Improve FPGA, ASIC and SoC Quality with Early
Architecture Modeling**

Jack Erickson



Video Series: Range-Doppler Radar System Deployment



Products Solutions Academia Support Community Events

Video and Webinar Series

Search Videos

Videos Home Search

Developing Radio Applications for RFSoc with MATLAB & Simulink



Part 1: Hardware/Software Co-Design Workflow

Target SoC architectures like Xilinx UltraScale+ RFSoc devices using Model-Based Design. Build Simulink models of hardware/software platforms to make design decisions.




Part 2: System Specification and Design

System specifications for a range-Doppler radar are the driver for hardware/software implementation decisions when targeting SoC architectures like Xilinx RFSoc devices.




Part 3: Hardware/Software Partitioning

Perform simulation and analysis of the SoC architecture of the Xilinx RFSoc to investigate hardware/software partitioning of the range-Doppler radar algorithm.




Part 4: Code Generation and Deployment




Use SoC Blockset to automate the process of C and HDL code generation from Simulink models, and to automatically deploy the range-Doppler radar algorithm to a Xilinx ZCU111 development kit.




Range-Doppler Radar: System & Algorithm vs. Implementation




Range-Doppler Radar: System & Algorithm vs. Implementation




Range-Doppler Radar: System & Algorithm vs. Implementation




Poll: Which Role Do You Play? (select all that apply)



System Designer/Architect



Domain Expert / Algorithms (DSP, comms, radar, controls, video/image, etc)



Hardware Designer (FPGA or ASIC)




FPGA/ASIC Verification Engineer





Embedded Software Developer

Top-Down Refinement and Verification



MATLAB

- ✓ Large data sets
- ✓ Explore mathematics
- ✓ Data visualization
- ✓ Control logic




Simulink

- ✓ Parallel architectures
- ✓ Timing
- ✓ Data type propagation
- ✓ Mixed-signal modeling

All roles contribute to key early decisions and continuously integrate

Algorithm Partitioning

MATLAB Test Bench: tb_Range_Doppler



Stimulus


Generate data cube
"received" from target

"Scoreboard"

Reference Algorithm



- Matched filter
- Range gate
- Hamming window
- Doppler FFT
- CFAR + Detection

Reference
Results





Algorithm Partitioning

MATLAB Test Bench: `tb_Range_Doppler`




- ✓ Robust self-checking back-to-back testing
- ✓ Generate verification components
 - SystemVerilog DPI-C (via MATLAB Coder)
- ✓ Re-use functions for future projects



Simulate Streaming Behavior



Hardware-Software Partitioning Requires Collaboration



Size of data matrix:
Up to 4096 x 512
24 bits/sample (I+Q)
= 48 Mb





We need to match-filter the pulses then FFT across the pulses


The application processor has 4 cores we can use in parallel



This device only has 38 Mb of RAM in the FPGA fabric





How complex is this going to be?




Option A: Implement FFT in Hardware


What is the latency overhead?



Option B: Implement FFT in Software






What is the latency overhead?



Analyze Option A

- Estimate DDR transpose timing with Memory Traffic Generators




Transposed Read from DDR is slow due to 1-word bursts

In-order Write to DDR is fast due to large burst length


Time estimate for 4096 x 512 frame ≈ 438 ms

Analyze Option B

- Use Processor in the Loop (PIL) profiling to analyze timing




Section	Maximum Execution Time in ns	Average Execution Time in ns	Maximum Self Time in ns	Average Self Time in ns	Calls
range_doppler_softwa_initialize	860	860	860	860	1
[-] range_doppler_software [0.1 0]	478714177	475864990	2550	2236	5
Transpose	83062620	81849649	83062620	81849649	5
DTC	23243053	21569826	23243053	21569826	5
[+] FFT	372470295	372443279	1550	1426	5



Time estimate for
4096 x 512 frame
≈ 476 ms


Compare Options




	Method	Latency	Complexity
Option A	FPGA FFT	438 ms	High
Option B	Software FFT	476 ms	Low

Poll: Which option would you choose?

Fixed-Point Quantization



Input uses 2 ADCs
Each 24 bits/sample (I+Q)



Too much noise from quantization
may require adjustments to the CFAR




16-bit output lets us pack 2 IQ
samples per 64-bit DMA packet
Try to keep multiplier inputs at
27x18-bits to reduce DSP usage



Need to mind our tolerances:
Range ± 10 m
Velocity ± 5 km/h



Explore and Simulate Quantization Options



Workflow Browser

- Setup
- Preparation Results
- BaselineRun_2

Name	CompiledDT	SpecifiedDT	ProposedDT	Accept	SimMin	SimMax
MatchedFilter/Matched Filter...	fixdt(1,29,21)	fixdt(1,16,16)	fixdt(1,16,16)	<input checked="" type="checkbox"/>	-0.426424503...	0.4199137687...
MatchedFilter/Matched Filter...	fixdt(1,29,21)	Inherit: Inherit...	n/a		-0.426424503...	0.4199137687...
MatchedFilter/Delay	boolean		n/a			
HammingWindow/valid_out		Inherit: auto	n/a			
HammingWindow/valid_in	boolean	Inherit: auto	n/a			
HammingWindow/data_out		Inherit: auto	n/a			
HammingWindow/data_in		fixdt(1,16,16)	fixdt(1,16,16)	<input checked="" type="checkbox"/>		
HammingWindow/VelDimCo...	boolean	boolean	n/a			
HammingWindow/VelDimCo...		Inherit: auto	n/a			
HammingWindow/VelDimCo...	boolean	boolean	n/a			
HammingWindow/VelDimCo...		fixdt(0,6,0,'Dat...	n/a			
HammingWindow/VelDimCo...	boolean	boolean	n/a			

Result Details

Range_Doppler_fixpt/RangeDopplerHW/MatchedFilter/Matched Filter : Output

Proposed Data Type Summary

Property	Proposed Data Type	Specific
DataType	fixdt(1,16,16)	fixdt(1,16,16)
Minimum	-0.5	-0.5
Maximum	0.4999847412109375	0.4999847...
Precision	1.52587890625e-05	1.5258789...

Ranges used for proposal

Property	Minimum	Maximum
Shared Simu...	-0.426424503...	0.4199137687...
Simulation	-0.426424503...	0.4199137687...

Simulation Data Overview using fixdt(1,16,16)

Values	Potential Overflows	In-Range	Potential Underflows
Positive	0	174882	1788
Negative	0	349618	1766
Zero	0	1074380	0

Proposal Details

- There is a requirement for the data type of this result to match the data type of other results.


Model Hierarchy

- Simulink Root
 - Data Objects
 - Range_Doppler_fixpt
 - Detection
 - DopplerFFT
 - Enabled Subsystem
 - FFTBUFFER
 - RangeDopplerHW
 - Rx_Data

Visualization of Simulation Data

Histograms of all results in the model

Hardware Micro-Architecture Considerations



Main | Data Types

Coefficient source: Dialog parameters

Filter structure: Direct form

Coefficients: Direct form

Input processing: Direct form symmetric, Direct form antisymmetric, Direct form transposed, Lattice MA

Initial states:


Control

Show enable port



External reset: None

Filter structure




2x Vector FIR



Automatically Verify Each Step Then Generate Verification Components



Automatically Verify Each Step Then Generate Verification Components



Generate SystemVerilog DPI/UVM verification test bench components


- ✓ Executable specification – no miscommunication
- ✓ Change the model, re-simulate and re-generate
- ✓ Saves RTL verification time/effort

Collaborate on Top-Down Refinement and Verification

- All roles contribute to high-level design and exploration
- Eliminate costly system-level bugs early
- Communicate via executable models
- Generate stimuli and scoreboards for verification

“ Simulink helps system architects and hardware designers communicate. It is like a shared language that enables us to exchange knowledge, ideas, and designs. ”

Marcel van Bakel
Philips Healthcare



Learn More

MATLAB EXPO 2021

Qualcomm

Prototype Platform for Imaging Applications

Cadence

Accelerating Design, Data Visualization and Analysis of Analog and Mixed-Signal Systems

NI

SDR Solutions with NI Hardware and MathWorks Software

Video Series

Developing Radio Applications for RFSoc with MATLAB & Simulink



Part 1: Hardware/Software Co-Design Workflow

Target SoC architectures like Xilinx UltraScale+ RFSoc devices using Model-Based Design. Build Simulink models of hardware/software platforms to make design decisions.



Part 2: System Specification and Design

System specifications for a range-Doppler radar are the driver for hardware/software implementation decisions when targeting SoC architectures like Xilinx RFSoc devices.



Part 3: Hardware/Software Partitioning

Perform simulation and analysis of the SoC architecture of the Xilinx RFSoc to investigate hardware/software partitioning of the range-Doppler radar algorithm.



Part 4: Code Generation and Deployment

Use SoC Blockset to automate the process of C and HDL code generation from Simulink models, and to automatically deploy the range-Doppler radar algorithm to a Xilinx ZCU111 development kit.

Products and Solutions

[HDL Code Generation and Verification](#)
[MATLAB for FPGA, ASIC, and SoC Development](#)
[HDL Coder](#)
[HDL Verifier](#)
[Fixed-Point Designer](#)
[SoC Blockset](#)

MATLAB EXPO

2021

Thank you

