Respondida
What exactly do coder config InputPipeline and OutputPipeline do?
In MATLAB to HDL workflow InputPipeline and OutputPipeline options insert pipelines on the whole function. You can also control...

casi 3 años hace | 1

| aceptada

Respondida
Problem facing in matlab code to vhdl code convertion
https://www.mathworks.com/help/hdlcoder/matlab-algorithm-design.html Please check out this page for best practices in writing M...

casi 3 años hace | 0

Respondida
hdlcoder.optimizeDesign on matlab function
hdlcoder.optimizeDesign runs Simulink to HDL workflow (makehdl) under the hood. I have communicated to the dev team the request...

casi 3 años hace | 0

| aceptada

Respondida
Simulink HDL coder Shift register SIPO
https://www.mathworks.com/help/hdlcoder/ref/deserializer1d.html You can also consider using the Deserializer block to convert s...

casi 3 años hace | 1

Respondida
Is it possible to use different target hardware for implementing deep learning HDL toolbox?
DL HDL ships bitstreams for few reference boards. However, DL HDL IP can be customized to any custom FPGA / ASIC configuration....

casi 3 años hace | 1

| aceptada

Respondida
why do i get this error?
Please attach files that can run without error. I got an error running the runtrial.m file. You need break the design that nee...

casi 3 años hace | 0

Respondida
why do i get this error?
Can you share the design, testbench and the project files? It looks like you are running into some issue with classes during f...

casi 3 años hace | 0

Respondida
HDLCoder hdl.ram: Error System Object methods can only be called once
can you please share the design.m, testbench.m and matched_filter.prj files associated with the matched filter design with the c...

casi 3 años hace | 0

Respondida
Error while using HDL coder: variable-size matrix type is not supported for HDL code generation
Can you please share design (Inter_func.m) and testbench (Inter_func_tb.m) driving the design with valid inputs and the HDL Code...

casi 3 años hace | 0

Respondida
How to solve error Qt: Untested Windows version 6.2 detected! while trying to run create project task in hdl coder ?
Can you share few more details and the error stack you see in the command window? Does this error happen when running AMD/Xil...

casi 3 años hace | 0

Respondida
Error while targeting FPGA through simulink, I am trying to implement 'OFDM Transmit and Receive Using Analog Devices AD9361/AD9364' example of MATLAB.
I think you are referring to this demo. OFDM Transmit and Receive Using Analog Devices AD9361/AD9364 https://www.mathworks.c...

casi 3 años hace | 0

Respondida
how do i convert this code to HDL using hdl coder?
You can follow these examples in Deep Learning HDL Toolbox. https://www.mathworks.com/help/deep-learning-hdl/examples.html

casi 3 años hace | 0

Respondida
Meaning code setDatType RefMdl
This code is looking for specific block name patterns and based on block name assigning output types for the blocks.

alrededor de 3 años hace | 0

| aceptada

Respondida
[Simulink] get the parameter of the block to be variable in HDL
HDL Coder supports bitshift block with shift length specified via input port. Reach out to technical support on your specific u...

alrededor de 3 años hace | 0

Respondida
While running the 'OFDM Transmit and Receive Using Analog Devices AD9361/AD9364' example of MATLAB in Ubuntu, Matlab is crashing while generating the bitstream in HDL Workflow
This is not exected behavior. Can you share more details? Does the folder have HDL code generated? What is the last phase wher...

alrededor de 3 años hace | 0

Respondida
Binary Point scaling Vs Slope Bias scaling
HDL Coder currently does not support Slope Bias Scaling for efficiency reasons. Please consider using Binary Point Scaling for b...

alrededor de 3 años hace | 0

Respondida
HDL coder implementation of dsp.MovingAverage (moving/block average)
function [y, validOut] = moving_average(x, validIn) %#codegen % Declare persistent array and persistent window size persist...

alrededor de 3 años hace | 0

| aceptada

Respondida
HDL FIFO accepts three more pushes before signalling full
Can you share the model? thanks

alrededor de 3 años hace | 0

| aceptada

Respondida
How to create or develop an HDL Verifier function for a specific HDL model
https://www.mathworks.com/help/hdlcoder/ug/verify-sobel-edge-detection-algorithm-in-matlab-to-hdl-workflow.html Example that sh...

alrededor de 3 años hace | 0

| aceptada

Respondida
HDL Coder fails to generate VHDL, Assertion failed: b:\matlab\src\cgir_hdl\pir_transforms\corecomplowering.hpp:97
This is an unexpected error. Can you file a bug report with the support team? There should be a readable error message in case ...

alrededor de 3 años hace | 0

Respondida
HDL Coder Variable Size Matrix
Can you share your design and testbench and the project file used? Thanks

alrededor de 3 años hace | 0

Respondida
Memory not Initialized in Simulink HDL causing problems in FPGA simulation.
https://www.mathworks.com/help/hdlcoder/ug/rtl-customizations-for-rams.html RTL Customization Parameters for RAMs This page ...

alrededor de 3 años hace | 0

Respondida
How to update HDL verifier block when VHDL source changes its port definition?
https://www.mathworks.com/help/hdlverifier/ug/import-hdl-code-for-hdl-cosimulation-block.html does your question refer to this ...

alrededor de 3 años hace | 0

Respondida
How to call vhdl program from matlab script
https://www.mathworks.com/help/hdlcoder/ref/hdl.blackbox-system-object.html Integrate Custom HDL Code Into MATLAB Design h...

alrededor de 3 años hace | 0

| aceptada

Respondida
"Detect Increase" causes multiple identical HDL files to be generated with HDL coder
Please consider this option to increase reuse of shared modules. https://www.mathworks.com/help/hdlcoder/ug/generating-reusab...

alrededor de 3 años hace | 0

Respondida
Timing error happened when seting series IIR filter in Speedgoat target machine
Please reach out to tech support for guidance on the topic with your model. You can use the workflow to get a high level view o...

alrededor de 3 años hace | 0

| aceptada

Respondida
How to convert the simscape sample model('ssc_lithium_cell_1RC') to HDL
The model needs to be made Simscape HDL compliant for FPGA/HIL targeting. Watch out this space for guidance on this topic or rea...

alrededor de 3 años hace | 0

Respondida
XADC in System Generator/Model Composer for MATLAB
Can you share your Simulink model? Are you trying to utilize HDL Coder workflow advisor IP core generation features? https:/...

alrededor de 3 años hace | 0

Respondida
converting fixed point simulink model to zynq 706
https://www.mathworks.com/help/supportpkg/xilinxzynqbasedradio/ug/fpga-targeting-workflow.html Communications Toolbox Support P...

alrededor de 3 años hace | 0

Respondida
Mexw64 file not found in matlab foc example
The example ships mex files only for Windows. You need to have necessary products such as Simscape in place to rebuild mex on ot...

alrededor de 3 años hace | 0

| aceptada