Respondida
Simulink to HDL
>> Error: Evaluation of emission function on class hdldefaults.Subsystem failed with the error message: >> MATLAB:UndefinedFunc...

más de 4 años hace | 0

Respondida
How do I convert a fixed point or integer word to array of bits and vice versa?
Attached model in this repository shows how to do this using MATLAB Function Blocks. https://github.com/mw-kirank/HDL-Bit-Opera...

más de 4 años hace | 0

| aceptada

Pregunta

How do I convert a fixed point or integer word to array of bits and vice versa?
How do I build a model to convert word to bits and bits to word and generate HDL using HDL Coder?

más de 4 años hace | 1 respuesta | 0

1

respuesta

Respondida
Serial communication through Matlab
This page can be helpful for this topic. https://www.mathworks.com/help/supportpkg/xilinxfpgaturnkeyboards/index.html

más de 4 años hace | 0

Respondida
Merging separate vivado project into RF SOM reference design and using external target interface
If this question is about merging multiple IP blocks built under different projects into a single bitstream, please contact supp...

más de 4 años hace | 0

Respondida
please help me to fix this error " HDL code generation for fixed point division is only supported when 'RoundMode' is 'Fix' or 'Nearest' "
If this is staill an issue please share dut.m (design) and testbench.m (testbench calling the design) and a project file that is...

más de 4 años hace | 0

Respondida
simulink model to hdl code
https://www.mathworks.com/matlabcentral/fileexchange/58941-hdl-coder-evaluation-reference-guide please refer to getting start...

más de 4 años hace | 0

| aceptada

Respondida
How can I control the HDL FIFO in simulink to send data to the I/O of the De1soc for a given frequency?
Define Custom Board and Reference Design for Intel SoC Workflow https://ww2.mathworks.cn/help/hdlcoder/ug/define-and-register-c...

más de 4 años hace | 0

Respondida
Data Loos in a multi rate system in HDL Coder
https://www.mathworks.com/help/hdlcoder/ug/authoring-a-reference-design-for-audio-system-on-a-zynq-board.html Authoring a Ref...

más de 4 años hace | 0

Respondida
Error using exampleUtils.componentExamplesDir
This seems to be an installation issue. Can you try reinstall and if that doesn't work, can you contact support@mathworks.com?...

más de 4 años hace | 0

Respondida
Zedboard Sine wave implementation problem
Attached is a simple sine wave generation example suitable for HDL code generation.

más de 4 años hace | 0

Respondida
Getting multiple outputs on a single variable in MATLAB function block inside simulink.
Use this example to see how to extract a port of the image to stream into DUT suitable for HDL Code Generation.

más de 4 años hace | 0

Respondida
Problems encountered when converting simulink model, including From File block, to hdl code.
FromFileBlock can be used only as a source in the test bench outside the design under test (DUT). The source block is not suppor...

más de 4 años hace | 0

| aceptada

Respondida
HDL Coder output port type needs to be std_logic_vector (8 downto 0)
Consider using hdlsetup command, it puts the model in ASIC/FPGA mode which generates full-precision arithmetic suitable for AS...

más de 4 años hace | 0

Respondida
hdl code generation from simulink model
All input ports are connected to DUT shold be connected with valid sample times. Run "hdlsetup" command and make sure all sampl...

más de 4 años hace | 0

Respondida
Error " Dot indexing is not supported for variable of this type" comes when tried to configure HDL Coder support package for Xilinx Zynq Platform.
This is not expected behavior. Can you share the issue and model/version details to support@mathworks.com?

más de 4 años hace | 1

Respondida
MATLAB 2018a HDL-coder : Failed Program target FPGA device.
(per Kiyoko notes) There are some old ISE reference designs shipped in Zynq Hardware Support Package. These cause confusion. H...

más de 4 años hace | 0

Respondida
HDL Coder giving Conformance error due to fi division
Without dut.m and testbench.m files and a MATLAB HDL Coder project it woudl be difficult to do further analysis. running the ...

más de 4 años hace | 0

Respondida
Blackbox Interface : Task "Build FPGA Bitstream" unsuccessful
Do one of the two things below before running synthesis. If you use blackbox interface you need to provide the necessary HDL ar...

más de 4 años hace | 0

Respondida
HDL Coder: Matlab stops working at code generation when generating high-level timing critical path report (Matlab 2015b)
You can check if this issue is already resolved. https://www.mathworks.com/support/bugreports/?&product[]=HD Reproduction step...

más de 4 años hace | 0

Respondida
Code generation option in HDL coder for high clock frequency
Use critical path estimation feature to estimate the critical path in your model. This workflow in HDL Coder does not involve sy...

más de 4 años hace | 0

Respondida
No system or file called 'axiinterfacelib' found
If the Embedded Coder Hardware Support package for Zynq is not installed, HDL Workflow Advisor is throwing the following unhelpf...

más de 4 años hace | 2

| aceptada

Respondida
How can I call filter coefficients in bit reversed order for HDL FFT?
This question can best addressed by Vivado System Generator support team at https://www.xilinx.com

más de 4 años hace | 0

| aceptada

Respondida
How to generate Verilog code from Deep Learning Network in MATLAB?
Deep Learning Processor Customization and IP Generation Configure, build, and generate custom bitstreams and processor IP cores...

más de 4 años hace | 0

| aceptada

Respondida
HDL synthesis doen't end?
It is possible you have very high resource usage or timing issue with your generated code. You should consider using high leve...

más de 4 años hace | 0

Respondida
How can I force HDL Coder to use DSP48 slices?
if you are looking to automate DSP usage improvements you can consider using Synthesis Attributes or features like Adaptive pipe...

más de 4 años hace | 0

Respondida
How to update template on multiple Simulink models (programmatically)?
https://www.mathworks.com/help/hdlcoder/ug/hdl-coder-simulink-templates.html Use Simulink Templates for HDL Code Generation HD...

más de 4 años hace | 0

Respondida
IP core generation zedboard FMCOMMS2 gives 2 critical warning in Vivado
web(fullfile(docroot, 'hdlcoder/ug/hdlqpsktransmitterandreceiver.html?s_tid=doc_srchtitle'))

más de 4 años hace | 0

Respondida
Can I use a IFFT HDL Optimized block with an input length greater than 2^16?
https://www.mathworks.com/help/dsp/ref/dsp.hdlfft-system-object.html FFT length — Number of data points used for one FFT calcul...

más de 4 años hace | 0

Respondida
Issues: FIR filter by HDL Coder on Redpitaya platform
>> mlhdlc_demo_setup('sfir')

más de 4 años hace | 0