Reducing area utilization in HDL code
2 visualizaciones (últimos 30 días)
Mostrar comentarios más antiguos
Krishnakumar
el 2 de En. de 2014
Comentada: Girish Venkataramani
el 3 de En. de 2014
Hi,
I am currently working on a project to implement 16 QAM modulator in FPGA. I was using simulink model for functional simulation and generated code using HDL coder.When the above mentioned code was synthesized for ARTIX 7 FPGA the resource utilization report showed a high number of LUTs and the design could not be accomodated in FPGA. Please suggest me some way to optimize code generation or to reduce number of LUTs used.
Krishnakumar
0 comentarios
Respuesta aceptada
Girish Venkataramani
el 2 de En. de 2014
There are several resource sharing features you can try out. If you look at the HDL Coder product examples in the doc, you'll find a section optimizations. 'Sharing' and 'Streaming' are two common ways to reduce area footprint. You can share multipliers that are identical or entire Simulink subsystems if they are identical. In the latter case, the subsystems must be marked as non-virtual, atomic subsystems.
2 comentarios
Girish Venkataramani
el 3 de En. de 2014
Typically a DSP48 represents a multiplier usage on the FPGA. If your design has a lot of product/gain Simulink blocks or multiply operations in MATLAB, it will use up a lot of DSP48 slices.
As I said in my last answer, if you are using several product/gain blocks in the same subsystem, you can use SharingFactor to reduce the multiplier usage by sharing.
If you are using a lot of gain blocks, you can use the CSD/FCSD optimizations that can be turned on through the Gain block's HDL properties.
Hope this helps.
Más respuestas (0)
Ver también
Categorías
Más información sobre HDL Code Generation en Help Center y File Exchange.
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!