Error in Test Harness Generation in SIL Verification Mode
8 visualizaciones (últimos 30 días)
Mostrar comentarios más antiguos
creative
el 11 de Mayo de 2020
Comentada: Jesús Zambrano
el 12 de Mayo de 2020
Hello,
I am trying to generate SIL testing (Right Click on subsystem->Create Test Harness -> Select SIL) for a subsystem, but i get following Warnings and matlab crashes..could any help me out to resolve the issue ?
Port number 2 specified in 'port_label' drawing command exceeds the number of input ports of 'untitled/SIL Block' [22 similar]
Component:Simulink | Category:Block warning
Port number 2 specified in 'port_label' drawing command exceeds the number of output ports of 'untitled/SIL Block' [2 similar]
Thank you.
0 comentarios
Respuesta aceptada
Jesús Zambrano
el 11 de Mayo de 2020
I assume that the subsystem is part of a Simulink model, correct? Before creating the harness for the subsystem, make sure that the inport/outport ports of this subsystem are specified (data type, dimensions, sample time).
2 comentarios
Jesús Zambrano
el 12 de Mayo de 2020
You can create a harness for a top level model (showing a badge on th elower left of the canvas) or for a model component (showing a badge on the lower right of the component).
Please see more information in the following link:
Más respuestas (0)
Ver también
Categorías
Más información sobre Test Execution en Help Center y File Exchange.
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!