Difference between unit delay block and memory block

120 visualizaciones (últimos 30 días)
Abhishek M
Abhishek M el 20 de Nov. de 2013
Comentada: Tong Zhao el 2 de Jul. de 2021
Could anybody over here please explain me the difference in working and application between unit delay block and memory block.

Respuestas (1)

Wayne King
Wayne King el 20 de Nov. de 2013
When the Memory block inherits a discrete sample time, the block is analogous to the Unit Delay block. However, the Memory block does not support state logging. If logging the final state is necessary, use a Unit Delay block instead.
This is documented in the reference page for the memory block.
  1 comentario
Tong Zhao
Tong Zhao el 2 de Jul. de 2021
Can you explain more about the difference between "discrete sample time that you specify" and "one major integration time step"? The former is described for "Unit Delay" and the later for "Memory", in the documentation page for "Memory".

Iniciar sesión para comentar.

Categorías

Más información sobre Ports and Subsystems en Help Center y File Exchange.

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by