hdl generated ip stuck at synthesis part in vivado
3 visualizaciones (últimos 30 días)
Mostrar comentarios más antiguos
Prashanthi Pathipati
el 25 de Ag. de 2023
Comentada: Prashanthi Pathipati
el 5 de Sept. de 2023
i have included the generated matlab hdl generated ip in my vivado block design ,but its been stuck at synthesis part,i have tried creating swamp file but it does not work ,could you please help me
0 comentarios
Respuesta aceptada
Kiran Kintali
el 25 de Ag. de 2023
Consider using resource report to make sure you are at a high level within the limits of the FPGA resources.
sfir_fixed
makehdl('sfir_fixed/symmetric_fir', 'ResourceReport', 'on')
If the algorithm specific resource consumption is within area budgets of your target FPGA consider looking at the critical path estimation report.
>> makehdl('sfir_fixed/symmetric_fir', 'CriticalPathEstimation', 'on')
This can help provide insight into why Vivado Synthesis is not converging.
If you continue to find issues please reach to AMD/Xilinx tech support.
Más respuestas (0)
Ver también
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!