Steve Kuznicki
Followers: 0 Following: 0
Python, C++, C, C#, PHP, MATLAB, Assembly, Fortran, VHDL, Visual Basic
Spoken Languages:
English
Estadística
0 Preguntas
11 Respuestas
0 Problemas
1 Solución
CLASIFICACIÓN
2.447
of 300.759
REPUTACIÓN
26
CONTRIBUCIONES
0 Preguntas
11 Respuestas
ACEPTACIÓN DE RESPUESTAS
0.00%
VOTOS RECIBIDOS
5
CLASIFICACIÓN
of 21.081
REPUTACIÓN
N/A
EVALUACIÓN MEDIA
0.00
CONTRIBUCIONES
0 Archivos
DESCARGAS
0
ALL TIME DESCARGAS
0
CLASIFICACIÓN
120.260
of 170.900
CONTRIBUCIONES
0 Problemas
1 Solución
PUNTUACIÓN
20
NÚMERO DE INSIGNIAS
1
CONTRIBUCIONES
0 Publicaciones
CONTRIBUCIONES
0 Público Canales
EVALUACIÓN MEDIA
CONTRIBUCIONES
0 Temas destacados
MEDIA DE ME GUSTA
Feeds
CP210x USB to UART Bridge VCP Drivers (code 10 in windows device manger)
Hi Ali, Did you resolve this issue? I did not see how you are connecting the Ethernet between the Zybo board and your PC. T...
alrededor de 1 mes hace | 0
How to initialize DDR External memory, such as InstructionData and WeightData unused dlhdl.Workflow deploy() function
The process to "program" the network is a combination of writing data to DDR and communication with the Deep Learning Processor ...
más de 2 años hace | 0
Communication from processor (PS) to the FPGA (PL) via AXI4-lite
You can definitely edit the devicetree file. It's up to you if you want to edit the full file or instead use device tree overla...
más de 3 años hace | 1
| aceptada
Getting Started with Targeting Xilinx Zynq Platform
This is a documented bug from Xilinx for anyone trying to work with Vivado in the year 2022. We have now released an official p...
más de 3 años hace | 0
How can I synthesize the Stereo Image Rectification simulink model for Intel Arria?
If you want to target a Zynq device, I would work towards that. There are a few ways that you can create the IP Core and deploy...
casi 5 años hace | 1
| aceptada
How to build a simulink model which can generate HDL coder to resize images or videos?
For HDL code generation - it really depends on if you want resize up or down. If you are using a live video signal (with horizo...
casi 7 años hace | 0
hw/sw Co-Design Workflow and UDP communication between Zynq zedboard and host computer
You are heading in the right direction here. I think you should consolidate your UDP Send/Recv blocks so there are only one eac...
casi 7 años hace | 1
| aceptada
Pixhawk Video Tutorial with matlab simulink
You will need to become familiar with the PX4 open source flight stack and write your own S-Functions that communicate via the u...
más de 7 años hace | 0
Resuelto
How to subtract?
*± ± ± ± ± ± ± ± ± ± ±* * Imagine you need to subtract one...
más de 7 años hace
How can I sovle about external mode problem?
JaeYeong, You will also need to make sure that you are setting the correct serial port parameters in the model. You need to se...
casi 10 años hace | 0
Pixhawk PX4 to support analog sensor I/O?
Thanks Jones99. We are always looking at ways to improve the support we have for the Pixhawk FMU. For advanced Simulink Us...
alrededor de 10 años hace | 0
Pixhawk PX4 Support - Vehicle GPS block parameters
Tony, This is the sample time of the block in the Simulink model. This is basically saying that the data will be sampled at 25...
más de 10 años hace | 2
| aceptada




