Community Profile

photo

Kranti Balaga

Last seen: 1 día hace Con actividad desde 2021

Estadísticas

  • Knowledgeable Level 2
  • Revival Level 2
  • First Answer

Ver insignias

Content Feed

Ver por

Respondida
ccsdsRSEncode , CCSDS RS Encoder input problem
Hi, The ccsdsRSEncode function and CCSDS RS Encoder Simulink block handles the interleaving based on the user's selection of I...

23 días hace | 0

Respondida
how to perform frequency shift or frequency correction in simulation using HDL NCO and LOOKUP table(LUT) in order to generate HDL code
Your logic can be replicated with the help of the NCO HDL followed by mulitplier. Similar application, we used to correct the fr...

9 meses hace | 0

| aceptada

Respondida
Is it possible to extend the bus width from 32bit(16 for I,16 for Q) to 64bit(32 for I, 32 for Q) in HDL QAM Transmitter and Receiver?
We dont have an option to do automatically by configuring a parameter. You can start changing the symbol modulator and pulse sha...

más de 1 año hace | 0

| aceptada

Respondida
HDL QPSK Transmitter and Receiver CFO problem
Yes, simply you can provide the Symbol rate in the Inputdata mask, change the Carrier Frequency Offset (in Hz) corresponding to...

más de 1 año hace | 0

Respondida
HDL QPSK Transmitter and Receiver CFO problem
Hi Ali Shan, I am fine, hope you are doing well. The more average length gives a better/accurate estimate, but that d...

más de 1 año hace | 0

Respondida
HDL QPSK Transmitter and Receiver CFO problem
Hi Ali Shan, The value 0.125 implied in the algorithm that we choose. Implemented correlation based estimation, as the r...

más de 1 año hace | 0

Respondida
HDL QPSK Transmitter and Receiver CFO problem
Hi Ali Shan, In QPSK single carrier model, the carrier frequency estimates in steps of coarse and fine estimates which a...

más de 1 año hace | 0

| aceptada

Respondida
Modifying the QPSK RX for TDD for hw/sw design in ad9361
Hi Muhammad, The Model you are referring is not supported for discrete valid of inputs, and the receiver is expecting alw...

más de 2 años hace | 0

Respondida
HDL optimized QPSK TX and RX combined
Hi, There are some limitations in the model due to receiver architecture. Here, Timing recovery would be self synchronizin...

casi 3 años hace | 0

Respondida
Addition of signals in simulink
Hi, To demodulate the I and Q signals without using QPSK demodulator block can be done for the hard decision. You can get I...

casi 3 años hace | 0