Community Profile

photo

andrew kurtz


Con actividad desde 2018

Followers: 0   Following: 0

Estadísticas

Feeds

Ver por

Pregunta


FPGA-in-the-Loop (FIL) Simulink Block Creation
Hello, I am having difficulty in creating a FIL block to perform median filtering on a data stream. I have been using the "FIL...

más de 5 años hace | 1 respuesta | 0

1

respuesta

Respondida
"Error: Synthesis failed", "HDL compilation failed"
I have solved the problem: Vivado and MATLAB were missing a license file needed to synthesize and implement the program.

más de 5 años hace | 0

Pregunta


"Error: Synthesis failed", "HDL compilation failed"
Hello, I am having trouble generating an FPGA-in-the-loop (FIL) test bench. When compiling, it gets as far as "wait_on_run sy...

más de 5 años hace | 1 respuesta | 0

1

respuesta