photo

Jean-Serge Cardinal


Last seen: 5 meses hace |  Con actividad desde 2021

Followers: 0   Following: 0

Estadística

  • First Answer
  • Revival Level 1

Ver insignias

Feeds

Ver por

Pregunta


Memory not Initialized in Simulink HDL causing problems in FPGA simulation.
The FPGA simulation, like modelsim, does not like reading from not initialized memory, it creates undefined signals. But I canno...

más de 2 años hace | 1 respuesta | 0

1

respuesta

Pregunta


Is it possible to have tags=signal name in Simulink?
The Goto and From blocks in Simulink are not using the signal names, they have there own "tag" name, which is anoying. Is there ...

más de 2 años hace | 1 respuesta | 0

1

respuesta

Respondida
'CEF Helper' ate all my RAM and abused my GPU - what is it doing?
I fix this problem by upgrading from Kubuntu from 18 to 21.

más de 2 años hace | 0

Pregunta


In HDL Simulink, How to convert from integer to boolean array.
I can do it with a bunch of "Extract Bits" block, one for every bit. Is there a better way with HDL blocks?

casi 3 años hace | 1 respuesta | 0

1

respuesta

Respondida
'CEF Helper' ate all my RAM and abused my GPU - what is it doing?
I also have a problem with cef_helper on version 2021b. The computer hangs a few seconds once a while, and I can hear the fan sp...

alrededor de 3 años hace | 1

Pregunta


cef_helper with Simulink 2021b in Linux
With Simulink 2021b, my computer hangs for a few seconds once every about 30seconds. In the processes, I notice that cef_helper ...

alrededor de 3 años hace | 1 respuesta | 0

1

respuesta