William Knox

Last seen: casi 4 años hace | Con actividad desde 2011

Followers: 0 Following: 0

Mensaje

Professional Interests: control, signal processing

Estadística

Feeds

Respondida
Simulink to VHDL using VHDL Coder but "Data Type Conversion" blocks don't compile
To generate HDL code for a subsystem right-click on it and choose "Generate HDL Code for Subsystem". If you right click on th...

más de 12 años hace | 0

Respondida
Using non-memory-mapped (NMM) ports with FPGA-in-the-loop (FIL) cosim with XUP Atlys Spartan 6 Dev Board
Hi All, I found the solution. To manually create NMM ports perform the following steps; we will be creating a NMM port for th...

más de 12 años hace | 1

| aceptada

Respondida
Digilent XUP Atlys Spartan 6 Development Board support in Hardware Co-Simulation
Hi All, I have found the solution. Xilinx University Program (XUP) provides a Hardware Cosim via point-to-point Ethernet plu...

más de 12 años hace | 1

| aceptada

Pregunta

Digilent XUP Atlys Spartan 6 Development Board support in Hardware Co-Simulation
Hi, Does anyone know if The Mathworks plans to support the Digilent XUP Atlys Spartan 6 Development Board in *ethernet-based*...

más de 12 años hace | 1 respuesta | 0

1

respuesta

Pregunta

Using non-memory-mapped (NMM) ports with FPGA-in-the-loop (FIL) cosim with XUP Atlys Spartan 6 Dev Board
Hi, I have a Digilent XUP Atlys Spartan 6 development board. FIL is supported with this board, however there does not seem to ...

más de 12 años hace | 1 respuesta | 0

1

respuesta