Error while generating HDL code from Matlab: MATLAB for code generation only supports SumModes 'SpecifyPrecision' and 'KeepLSB' for 'MTIMES' when the size of the inputs can vary at run-time.

1 visualización (últimos 30 días)
Shruthi Sampathkumar
Shruthi Sampathkumar el 21 de Feb. de 2016
Respondida: Anish Mitra el 24 de Feb. de 2016
While trying to generate Verilog file using HDL coder, I got the above error in the 'fixed-point' file in the Validation Results sections. Kindly help me resolve the issue.

Iniciar sesión para responder a esta pregunta.

Respuesta aceptada

Anish Mitra
Anish Mitra el 24 de Feb. de 2016
As the error suggests, try changing the 'Sum mode' under the advanced settings. The image shows where to set this while using the Workflow Advisor.

Más respuestas (0)

Categorías

Más información sobre Xilinx FPGA and SoC Devices en Help Center y File Exchange.

Etiquetas

Productos

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by