Borrar filtros
Borrar filtros

How to use design verifier with incompatible simulink models?

3 visualizaciones (últimos 30 días)
Tushar Agarwal
Tushar Agarwal el 10 de Jul. de 2016
I have a Simulink model with an integrator block that cannot be stubbed while running the design verifier, rendering the model incompatible with the design verifier. Is there a way to increase the coverage of such a model other than manually building test cases?

Iniciar sesión para responder a esta pregunta.

Respuestas (0)

Categorías

Más información sobre Verification, Validation, and Test en Help Center y File Exchange.

Etiquetas

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by