Axi stream interface in Xilinx system generator
1 visualización (últimos 30 días)
Mostrar comentarios más antiguos
Hello there, I am trying to implement the AXI stream interface to an image negative operation in system generator. I want to verify whether my design is correct to export as an IP, in terms of enabling the bus signals. (in simulation its working fine) thanks in advance.
![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/160870/image.png)
0 comentarios
Respuestas (0)
Ver también
Categorías
Más información sobre Code Generation en Help Center y File Exchange.
Productos
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!