HDL Workflow Advisor Error
Mostrar comentarios más antiguos
I am using Matlab 2017a and Xilinx vivado 2015.2 When using the HDL Workflow advisor to generate HDL code I get the following error in joint figure :
Does anyone know how to fix this error?
thank you
Respuestas (1)
Yongfeng
el 22 de Dic. de 2017
Editada: Walter Roberson
el 22 de Dic. de 2017
0 votos
Based on the error message, HDL Coder needs sample time to be more specific than "0" for delay balancing. Although Transfer Fcn block doesn't have a sample time setting, the "0" sample time may be propagated from signals around this block. You may try the following two general steps first:
- >> hdlsetup('MASDiscritized');
- Ensure that every signal has a specific discrete sample time.
Categorías
Más información sobre AMD FPGA and SoC Devices en Centro de ayuda y File Exchange.
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!