Why can I not change the architecture of my subsystem to Black Box?
1 visualización (últimos 30 días)
Mostrar comentarios más antiguos
I am using R2018b. My end goal is to use FPGA in the Loop programming. I have verilog files that I want to include as a black box but I cannot change the architecture of my simulink subsystem to a blackbox.
0 comentarios
Respuestas (3)
Raghav Singhal
el 20 de Feb. de 2019
Please see this documentation page for details on generating a black box interface:
Antti Mattila
el 30 de Dic. de 2019
I seem to have the same problem. The "BlackBox" architecture option is not available for a subsystem. (I'm using 2018b also).
For some subsystem/refrenced models it is. This seems arbitrary.
0 comentarios
Sina Aghli
el 18 de En. de 2020
I'm having the same issue(R2019a), has this feature been deprecated?
1 comentario
Sina Aghli
el 18 de En. de 2020
I create a HDL/Subsystem and then rightckick then HDL Code -> HDL Block Properties ...
then in "HDL properties::Subsystem" window under Implementation->Architecture, the only available option is "Module" and there is no blackbox option
Ver también
Categorías
Más información sobre FPGA, ASIC, and SoC Development en Help Center y File Exchange.
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!