Communication Speed of "FPGA in the loop" in different communication ways?
3 visualizaciones (últimos 30 días)
Mostrar comentarios más antiguos
Liangmao Jiang
el 3 de Abr. de 2019
Respondida: Dave Gutierrez
el 4 de Abr. de 2019
I'm using "FPGA in the loop" with xilinx zc706 board. The only supported communication way is jtag. if I want run my code faster,should I buy a new board with eth support or pcie support? As we all know ,JTAG is slow ,ETH and PCIe is faster. Does MathWork's "FPGA in the loop" framework support to full the phy interface speed?
0 comentarios
Respuesta aceptada
Dave Gutierrez
el 4 de Abr. de 2019
-should I buy a new board with eth support or pcie support?
yes. FIL supports PCIe and Ethernet. The supported hardware for Xilinx:
You can also create a custom board definition file:
- Does MathWork's "FPGA in the loop" framework support to full the phy interface speed?
Depending on the PHY interface we support different speeds, please refer to the table in the link below:
0 comentarios
Más respuestas (0)
Ver también
Productos
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!