how to connect to enable matlab to be connected to a custom board which not originally from the zynq bendor

2 visualizaciones (últimos 30 días)
Hi everyone,
We have a custom board which include the project for the adrv9364-7z020. we build for it a different image(because mathworks doesn't provide an image for this board ) and it looks for the time being that all work pretty well with it's connectivity but when we tried the zynq command it couldnt create a linux shell for this board.
further look into the zynq.m show that the boards that can be connected through the zynq command are as follows :
{'ZC70x', 'ZedBoard', 'ZCU102'}
How one can connect it's custom board like we do with the zynq command for other boards in order to upload files and use the external mode that install on the matlab ?
we will appreciate your help and thank you in advance.

Respuestas (1)

Kiran Kintali
Kiran Kintali el 1 de Mayo de 2021
Create your own custom reference design for integrating the generated IP core into the target SoC device, Speedgoat board, or the standalone FPGA boards
You can create your own custom reference design in MATLAB® and use HDL Coder™ to integrate the IP core into your reference design.
System for defining and registering boards and reference designs.
Define the interface and attributes of a custom SoC board. After defining the board, you can target it using the IP Core Generation Workflow in the HDL Workflow Advisor.
Define the interface and attributes of a custom SoC reference design. After defining and registering the reference design, you can target it using the IP Core Generation Workflow in the HDL Workflow Advisor.
Learn how to define custom parameters and custom callback functions for your custom reference design.
Learn how to customize the reference design dynamically by using the CustomizeReferenceDesignFcn method.
Learn how you can create an IP repository and add the IP modules in the repository to your custom reference design.
Learn how you can specify multiple AXI Master interfaces in the custom reference design to access HDL DUT IP AXI4 slave interface.
Learn how you can map your DUT ports to multiple AXI4-Stream, AXI4-Stream Video, and AXI4 Master interfaces.
Use the socExportReferenceDesign function to export a custom reference design from an SoC Blockset™ model.
Related Information

Productos


Versión

R2020a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by