Community Profile

photo

Bharath Venkataraman

MathWorks

Last seen: Today Active since 2013

Statistics

  • 12 Month Streak
  • Revival Level 2
  • Knowledgeable Level 3
  • First Answer

View badges

Content Feed

View by

Answered
how to report time-scale of simulink model
If you set the sample times on the sources such that the HDL Subsystem sees different Simulink rates, that will convey the right...

alrededor de 10 horas ago | 0

Answered
How do i design a synthesizable FFT with Simulink or Matlab for later on FPGA Implementation ?
The examples in this page should be a good start for you to design the input and generate hdl code.

15 días ago | 1

Answered
How can i watch the content of a HDL RAM Block during simulation
I do not believe this capability exists currently. Could you please get in touch with MATLAB support to register this request so...

17 días ago | 0

Answered
The function block "Integrate and Dump" (Simulink) is not supported for HDL code generation. Is there a similar one which is supported for HDL code generation? Thanks a lot!
There isn't a direct single block substiture for the Integrate and Dump block, but the attached model shows the way you can mode...

alrededor de 2 meses ago | 0

| accepted

Answered
QPSK Modulation Verilog Code generation error?
It appears that you need to covert the design to use fixed-point as well as set appropriate sample rates for your sources. Pleas...

alrededor de 2 meses ago | 0

Answered
I'm getting this error and I'm unable to figure out this. Please help
Please check if you have an HDL simulator that is supported. Here is the list supported by HDL Verifier: https://www.mathworks.c...

2 meses ago | 0

Answered
HDL Coder streaming input instead of vector
In this case, you want to use the Unbuffer block to stream the data in sample by sample.

3 meses ago | 0

Answered
How do I call an FFT multiple times with HDL Coder: System Object Methods in Loops?
Here is an equivalent Simulink model. Data comes in through the Signal To Workspace blocks whose input can come in from any wor...

6 meses ago | 0

Answered
How to configure modelsim in Matlab?
You can specify the vsimdir property value pair via vsimargs to vsimulink. See this page for details. You should also be able t...

10 meses ago | 1

Answered
Matlab HDL coder target frequency
The FFT HDL Optimized block & System object allow you to send 2^N samples per clock into the FFT. If you are able to get an FPGA...

11 meses ago | 0

Answered
Discrete FIR Filter input port
As you have observed, all the coefficients are to be provided at the input interface. One way to do this would be to take each ...

11 meses ago | 0

Answered
'vsim' requires HDL Verifier.
If you are trying to co-simulate MATLAB code and HDL code in ModelSim, you will need the HDL Verifier product to do so.

alrededor de 1 año ago | 1

Answered
LTE HDL MIB Recovery block explanation
The LTE Toolbox example on Cell Search has further information and MATLAB code that you can run. For the HDL implementation, yo...

más de 1 año ago | 0

| accepted

Answered
How do I call an FFT multiple times with HDL Coder: System Object Methods in Loops?
As shown in the example, the HDL FFT needs into the separated out into a separte design file. The example puts the HDL-optimized...

más de 1 año ago | 0

Answered
Implementing scanning indow using HDL FIFOs
We have a block that does the windowing - please look at the Line Buffer block. I believe this will meet your needs.

más de 1 año ago | 0

Answered
F-OFDM filtering for 5G
You are right - this is not a formal part of the 5G standard. You can look at this example to see how F-OFDM behaves vs. OFDM. ...

más de 1 año ago | 0

| accepted

Answered
how to plot 8 bit data which is receiving from FPGA by UART?
You can display this via the Logic Analyzer or Time Scope.

más de 1 año ago | 0

Answered
Super Sample Rate FIR Resource Utilization
HDL code for the super-sample FIR Filters does optimize for powers of 2, zeros and symmetry. I've attached a simple model which ...

más de 1 año ago | 0

| accepted

Answered
Implementation of median filter on FPGA
Are you able to generate VHDL (which is the default), or is there an error during HDL code genration? The last section (Generat...

más de 1 año ago | 0

Answered
Implementation of median filter on FPGA
Here is a link to an example of how to do this in Simulink.

más de 1 año ago | 0

| accepted

Answered
converting a vector input to scalar
The Signal From Workspace block should help you get your data into Simulink. https://www.mathworks.com/help/dsp/ref/signalfromw...

más de 1 año ago | 0

Answered
CRC generation in HDL
You can set the CRC polynomial on the block and send in the bits either serially or multiple bits at a time based on your polyno...

más de 1 año ago | 0

Answered
How to speed up a Simulink simulation of slow mechanics requiring a fast clock?
There are a wide variety of things you can do. The first thing to try is to run the model in Accelerator or Rapid Accelerator mo...

alrededor de 2 años ago | 0

Answered
Cosimulation Wizard and required toolboxes
You need the HDL Verifier product to use the Cosimulation Wizard.

alrededor de 2 años ago | 0

Answered
HDL Coder - reducing size of fixed-point variables
The number of bytes taken to store the fixed-point variable in MATLAB does not determine the number of bits in HDL. te number of...

alrededor de 2 años ago | 0

Answered
Generating VHDL code from MATLAB program using HDL generator
Is there a pattern to how x gets its value that you can utilize here? For example, if x is incremented by 1 all the time, or onl...

alrededor de 2 años ago | 0

Answered
"Abnormal exit: Can't find bus object 'pixelcontrol' in the MATLAB workspace" error in HDL Coder
Please try running the command pixelcontrolbus in the MATLAB command line.

alrededor de 2 años ago | 0

| accepted

Answered
Why i do not get a fixed point out from a FFT HDL optimized block in simulink?
I may need the model to do further debugging. In the meantime, I created a simple FFT model in R2018b which seems to do the righ...

alrededor de 2 años ago | 1

| accepted

Answered
Why i do not get a fixed point out from a FFT HDL optimized block in simulink?
Could you double click on the FFT block and send a snapshot of its parameters?

alrededor de 2 años ago | 0

Answered
HDL Coder doesn't create input for clock signal
Does your MATLAB code have states? You need to have some state in the MATLAB code to have resets and clocks. This is an example...

alrededor de 2 años ago | 0

Load more