Community Profile

photo

imane RGUIB


Active since 2018

Statistics

  • Thankful Level 1
  • First Answer

View badges

Content Feed

View by

Question


hw/sw Co-Design Workflow and UDP communication between Zynq zedboard and host computer
Hello everyone, I need help please, I'm trying to perform HW/SW Co-design for a zedboard. I have this simulink model: The subsy...

casi 3 años ago | 1 answer | 0

1

answer

Question


Using direct lookup table as input to a matlab function block in simulink => error in "Check Block Compatibility" of "HDL Workflow Advisor"
Hello everyone, In my Simulink model I have a matlab function block, with the following code: function device_exist = look_4_...

casi 3 años ago | 1 answer | 0

1

answer

Question


About hdlsllib/HDL RAMs blocks
hello everyone, Can you please tell me what is the difference between Port RAM blocks and Port RAM System blocks in the HDL Co...

casi 3 años ago | 2 answers | 0

2

answers

Question


problem generating hdl ip core of statflow using hdl workflow advisor: can't run the 1.2 task Set Target Reference Design
hello friends, I need some help please, I'm designing an I2C slave using stetflow, to make an HDL IP Core out of it using HDL W...

casi 3 años ago | 1 answer | 0

1

answer

Question


Error in default port dimensions function of S-function 'slaveV2/SlaveI2C/Chart'. This function does not fully set the dimensions of output port 3
hi everyone, I'm trying to design an I2C slave using stetflow, and then to make an IP Core generation of it using HDL Workflow...

casi 3 años ago | 0 answers | 0

0

answers

Question


The hasChangedTo function in a stateflow chart applied to a boolean
Hi everyone, I would like to know if the hasChangedTo function can be applied to a stateflow data of type boolean (i.e logical)....

casi 3 años ago | 0 answers | 0

0

answers

Answered
About HDL simulink coder
Hello, Pham Van Dung and Kiran Kintali, I have the same error while trying to make an IP core generation of my design, compris...

casi 3 años ago | 0