HDL user-defined block RAM

10 visualizaciones (últimos 30 días)
jing xu
jing xu el 2 de Sept. de 2019
Respondida: Kiran Kintali el 16 de Jul. de 2023
At the step of "Verify with HDL Test Bench", it produces the following errors
Simulation failed. See report.

Respuestas (1)

Kiran Kintali
Kiran Kintali el 16 de Jul. de 2023
This usually implies generated HDL didn't meet the original MATLAB or Simulink results. Please reach out to technical support if this issue is not yet resolved.

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by