Implementation of median filter on FPGA
4 visualizaciones (últimos 30 días)
Mostrar comentarios más antiguos
VANISHREE M
el 14 de En. de 2020
Respondida: Bharath Venkataraman
el 20 de En. de 2020
Hi everyone, I want to design the median filter on FPGA. I got the output for median filter in matlab and also in matlab simulink. but i want to know how to convert the matlab code or matlab simulink model to hdl code(verilog). Because i am new to matlab please help me to do that. In hdl workflow advisor, they ask test bench how to write the test bench for image processing????
0 comentarios
Respuesta aceptada
Más respuestas (1)
Bharath Venkataraman
el 20 de En. de 2020
Are you able to generate VHDL (which is the default), or is there an error during HDL code genration?
The last section (Generate HDL Code and Verify Its Behavior) describes how to generate HDL code. You can add a property-value pair to generate Verilog.
makehdl('NoiseRemovalAndImageSharpeningHDL/Pixel-Stream HDL Model','targetLanguage','Verilog')
0 comentarios
Ver también
Productos
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!