Respondida
Interfacing an FPGA to an SRAM which has a bidirectional data bus
Specify Bidirectional Ports https://www.mathworks.com/help/hdlcoder/ug/specify-bidirectional-ports.html#buaztj8 You cannot s...

más de 4 años hace | 0

Respondida
HDL Coder, Assigning specific pins to IO signals for a custom FPGA
https://www.mathworks.com/help/hdlcoder/ug/save-target-hardware-settings-in-model.html You need to Set Target > Set Target In...

más de 4 años hace | 0

Respondida
Timing constraints file for hdl coder
In MATLAB to HDL GUI project you can include additional project files related to constraints. Add these two files in the lo...

más de 4 años hace | 1

Respondida
Need help regarding matlab code implementation on FPGA
Follow instructions here Demo Basic HDL Code Generation and FPGA Synthesis from MATLAB Documentation HDL Code Generation from ...

más de 4 años hace | 0

Respondida
Does anyone could give me a hint about using the dsp.HDLIFFT in my code for HDL Code Generation?
MATLAB Design function [yOut,validOut] = HDLFFT128(yIn,validIn) persistent fft128; if isempty(fft128) fft128 = dsp.HDLFF...

más de 4 años hace | 0

Respondida
HDL Coder creates too many files in my full model, but works as expected on a subystem
Sharing requirements for generating reusable code from atomic and virtual subsystems in Simulink models from R2021a documentatio...

más de 4 años hace | 0

Respondida
Why am I getting inconsistent data from my HDL Coder implementation?
Please reach out to support@mathworks.com with reproduction steps.

más de 4 años hace | 0

Respondida
System object methods can only be called once
Consider splitting the logic into reset, update, output secttions. Persistent variables result in registers. Persistent variabl...

más de 4 años hace | 0

Respondida
Settings for fixed clock naming in Simple Dual Port RAM generation?
It looks like you are using 'ClockInputs', 'Multiple' option in HDL Coder that leads to generation of logic with Multiple Clocks...

más de 4 años hace | 0

Respondida
HDL workflow adviser error, oversampling error!?
Your MATLAB code is using floating-point double precision. You need to have budget for pipelining for math in the logic. Consi...

más de 4 años hace | 1

| aceptada

Respondida
HDL workflow adviser error, oversampling error!?
What release are you using? Can you share a sample model that can reproduce the issue? >> makehdl(gcb) ### Generating ...

más de 4 años hace | 0

Respondida
IO blocks aren't created when using HDL coder based on Simulink models, but they are when the code is based on MATLAB scripts
Attached Sample MATLAB code and Simulink model for a simple wire and their generated identical code. Can you share the model /...

más de 4 años hace | 0

Respondida
Pulse Generator For HDL conversion!
>> When i try to generate code, HDL Coder says that the pulse generator isn't supported for HDL ! You can build pulse ge...

más de 4 años hace | 0

| aceptada

Respondida
Testbench for floating point model-hdl coder
You can use the HDL Coder toolstrip or configset to generate code and testbench from the UI. HDL Coder generates code for the d...

más de 4 años hace | 0

Respondida
Testbench for floating point model-hdl coder
you can try one of the basic example models with floating point and try to generte code and testbench. check documentation for...

más de 4 años hace | 0

Respondida
System Generator: HDL Black Box include mem files.
It looks like it is being addressed here. https://forums.xilinx.com/t5/AI-Engine-DSP-IP-and-Tools/System-Generator-HDL-Black-B...

más de 4 años hace | 0

| aceptada

Respondida
Simulink HDL Coder D-FF With Trigger that isn't clock
you can generate negative edge reset using ResetAssertedLevel option makehdl(gcb, 'triggerasclock', 'on' , 'ResetAssertedLevel'...

más de 4 años hace | 1

Respondida
Simulink HDL Coder D-FF With Trigger that isn't clock
The requirement is relaxed in the newer releases. makehdl('Simulink_PI_Triggered/Discrete Compensator', 'TriggerAsClock', 'on'...

más de 4 años hace | 1

Respondida
HDL Advisor Crashing on startup; Error using sdi.Repository/getProperty
This is issue is not reproducible. >> hdladvisor('hdlcoder_sfir_fixed_stream/DUT') Updating Model Advisor cache... Model ...

más de 4 años hace | 0

Respondida
warnings in hdl code generation
Begin with one of the predefined HDL templates to avoid such warnings. % Simulink >> create new model >> and select HDL Cod...

más de 4 años hace | 0

Respondida
Convert Code Containing Global Data to Fixed Point
Use Persistent Variables instead of Global Variables when translating MATLAB to HDL Code. See doc and best practices in HDL Code...

más de 4 años hace | 0

Respondida
HDL code generator problem
You need to use streaming inputs for HDL Code Generation. See MATLAB to HDL examples here. >> mlhdlc_demo_setup('heq') >> mlhd...

más de 4 años hace | 0

Respondida
HDL Coder gives Error Message: Evaluation of elaborate function on class hdldefaults.TrigonometricFunction failed
This issue is not reproducible. Attached model uses sin cordic with 11iterations on sfix65 input type. >> makehdl(gcb) ...

más de 4 años hace | 0

Respondida
Simulink HDL Coder D-FF With Trigger that isn't clock
Thanks for attaching reproduction steps. I have used trigger as clock feature to see if this addresses your question. ...

más de 4 años hace | 0

| aceptada

Respondida
how can i demodulate an FM signal without using any function?
You can refer to product documentation about MATLAB coding style suitable for HDL Code Generation. web(fullfile(docroot, 'hdl...

más de 4 años hace | 0

Respondida
how to connect to enable matlab to be connected to a custom board which not originally from the zynq bendor
Create your own custom reference design for integrating the generated IP core into the target SoC device, Speedgoat board, or ...

más de 4 años hace | 0

Respondida
What is the difference between HDL coder and System Generator blockset?
HDL Coder generates synthesizable RTL code generation from Simulink, MATLAB, Stateflow, and Simscape for ASIC/FPGA soltuions. Xi...

más de 4 años hace | 0

Respondida
I am trying to convert matlab code to verilog HDL (HDL coder), But i am getting the following error, can anyone please suggest a solution.
HDL Code generation from MATLAB requires streaming inputs. Please refer to the following example. >> mlhdlc_demo_setup('heq')

más de 4 años hace | 0

Respondida
Generic port length when integrating existing HDL code with Simulink model using BlackBox
The problem was reproduced and reported to the development team. HDL Coder currently supports value generics (generic values t...

más de 4 años hace | 0

| aceptada

Respondida
HDL Workflow advisor error
Can you share a small reproduction model and the release you are seeing this issue? Thanks

más de 4 años hace | 0