Workflow from a Frame-Based Algorithm to a Pixel-Streaming Implementation | Vision Processing for FPGA, Part 2 - MATLAB & Simulink
Current Time 0:00
Duration 5:07
Loaded: 3.25%
Stream Type LIVE
Remaining Time 5:07
 
1x
  • Chapters
  • descriptions off, selected
  • captions off, selected
  • en (Main), selected

    Workflow from a Frame-Based Algorithm to a Pixel-Streaming Implementation | Vision Processing for FPGA, Part 2

    From the series: Vision Processing for FPGA

    Simulink® and Vision HDL Toolbox™ help you model hardware implementations of vision processing algorithms. Often these algorithms are written and tested in MATLAB®. Learn how to reuse your MATLAB work to test and check the results of the Simulink hardware implementation. Details include: 

    • Using MATLAB, Automated Driving Toolbox™, and Computer Vision Toolbox™ to develop and test a lane detection algorithm
    • Passing data between MATLAB and Simulink using workspace variables
    • Converting the frame-based input to streaming pixels using the Frame-to-Pixels block, which automatically converts sample rates
    • Setting up and running the Simulink hardware implementation from the MATLAB script
    • Comparing the results from the hardware implementation versus the reference algorithm

    Published: 14 Sep 2017

    Download Code and Files

    Get HDL Coder Self-Guided Tutorial

    Learn More

    Get HDL Coder Self-Guided Tutorial
    Related Information
    Request Vision HDL Toolbox Trial

    Feedback

    Up Next:

    Learn about the hardware implementation techniques used in the Vision HDL Toolbox lane detection example.

    Hardware Design of a Lane Detection Algorithm

    View full series (5 Videos)

    Related Videos:

    Design image processing, video, and computer vision systems for FPGAs and ASICs using Vision HDL Toolbox.

    What Is Vision HDL Toolbox?

    Use Vision HDL Toolbox to create a streaming hardware-ready implementation of a corner detection algorithm.

    Corner Detection Design with Vision HDL Toolbox

    Use the Computer Vision Toolbox Support Package for Xilinx Zynq based hardware to prototype a Vision HDL Toolbox corner detection design on an FPGA development board.

    Targeting a Corner Detection Design to FPGA Hardware

    This is part two of a two-part series on this feature, showing how to use clock rate pipelining with other HDL Coder optimizations to trade off speed versus resource usage.

    HDL Coder Clock Rate Pipelining, Part 2: Optimization

    Clock rate pipelining, introduced in HDL Coder R2014b, inserts new pipeline stages that are clocked at the faster FPGA clock rate. This is part one of a two-part series on this feature, introducing the feature and basic concepts.

    HDL Coder Clock Rate Pipelining, Part 1: Introduction

    View more related videos