Import HDL for Cosimulation with Simulink - MATLAB & Simulink
Video Player is loading.
Current Time 0:00
Duration 5:35
Loaded: 2.95%
Stream Type LIVE
Remaining Time 5:35
 
1x
  • Chapters
  • descriptions off, selected
  • captions off, selected
  • en (Main), selected
    Video length is 5:35

    Import HDL for Cosimulation with Simulink

    Simulink® is used widely for system-level simulation and early verification in FPGA and ASIC design projects. Many of these projects have blocks and subsystems that have already been written in VHDL® or Verilog®. HDL Verifier™ can import this handwritten or reused code into a cosimulation block that connects Simulink to an HDL simulator from Mentor® or Cadence®.

    This video demonstrates the workflow for importing VHDL for a CORDIC function that will simulate in Mentor Questa® connected to the test environment in Simulink. It also details how to specify data types and sample time mapping for accurate and efficient cosimulation.

    Published: 25 May 2017

    Related Products

    View more related videos