Improving FPGA, ASIC, and SoC Quality with Early Architecture Modeling - MATLAB & Simulink
Video Player is loading.
Current Time 0:00
Duration 24:24
Loaded: 0.67%
Stream Type LIVE
Remaining Time 24:24
 
1x
  • Chapters
  • descriptions off, selected
  • captions off, selected
  • en (Main), selected
    Video length is 24:24

    Improving FPGA, ASIC, and SoC Quality with Early Architecture Modeling

    Whether you are building a prototype or working with a hardware team, adding hardware and system on a chip (SoC) implementation detail in MATLAB® and Simulink® can help you:

    • Partition your design components and test bench for reusability
    • Model and simulate SoC architecture to identify and eliminate performance bottlenecks earlier
    • Model hardware micro-architecture that addresses common challenges in wireless, DSP, controls, and video/image processing
    • Make fixed-point quantization tradeoffs and verify functionality and performance before writing any code
    • Verify each stage to eliminate bugs before prototyping or handoff
    • Improve handoff to a hardware team by providing verification models

    Published: 25 May 2021

    View more related videos